

FIG. 1

2010/066,539, filed 01/30/02, "Tileable Field-Programmable
Gate Array Architecture", Lien et al., Sierra Patent Group #
ACT-31 Page 1 of 24




FIG. 2

10066539.070402




FIG. 3A

1066539.070402




FIG. 3B




FIG. 4

201020" 6E59900F




FIG. 5

2010020" 6E59001




FIG. 6




FIG. 7




FIG. 8

10066539.020102




FIG. 9

201020 6599001






FIG. 11





FIG. 12






FIG.14




FIG. 15






FIG. 16B




FIG. 17




FIG. 18




FIG. 19

Truth Table					
DriveV1	DriveV2	Out1	Out2	Out3	Out4
0	0	1	1	1	1
0	1	1	0	1	0
1	0	0	1	0	1
1	1	0	0	0	0

FIG. 20



Truth Table					
DriveH1	DriveH2	Out1	Out2	Out3	Out4
0	0	1	1	1	1
0	1	1	0	1	0
1	0	0	1	0	1
1	1	0	0	0	0

FIG. 22